Kaikki kirjat 25 % alennuksella koodilla: BOOKS

  • check Yli 10 miljoonaa kirjaa
  • check Uutuuksia joka päivä
  • check Yli 1 miljoona asiakasta luottaa meihin
  • check Hyvät hinnat ja alennukset
  • check Toimitus koko Eurooppaan

A Practical Guide for SystemVerilog Assertions - Srikanth Vijayaraghavan,Meyyappan Ramanathan

englanti
2005-06-21
239,81 € 319,75 €

-25% koodilla BOOKS

Toimittajalla varastossa

Toimitus 22-28 arkipäivässä

30 päivän palautusoikeus

SystemVerilog language consists of three categories of features -- Design, Assertions and Testbench. Assertions add a whole new dimension to the ASIC verification process. Engineers are used to writing testbenches in verilog that help verify their design. Verilog is a procedural language and is very limited in capabilities to handle the complex ASICs built today. SystemVerilog assertions (SVA) is a declarat ... Täydellinen kuvaus

Saatat myös pitää

Kuvaus

SystemVerilog language consists of three categories of features -- Design, Assertions and Testbench. Assertions add a whole new dimension to the ASIC verification process. Engineers are used to writing testbenches in verilog that help verify their design. Verilog is a procedural language and is very limited in capabilities to handle the complex ASICs built today. SystemVerilog assertions (SVA) is a declarative language. The temporal nature of the language provides excellent control over time and allows mulitple processes to execute simultaneously. This provides the engineers a very strong tool to solve their verification problems. The language is still new and the thinking is very different from the user's perspective when compared to standard verilog language. There is not enough expertise or intellectual property available as of today in the field. While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems. This book is a practical guide that will help people to understand this new language and adopt assertion based verification methodology quickly.

Lisätietoja

Kirjoittaja Srikanth Vijayaraghavan, Meyyappan Ramanathan
Julkaisija Springer Us
Julkaisuvuosi 2005
Kannen tyyppi Kovakantinen
EAN 9780387260495
Kirjoita oma arvostelusi
Arvostelet: A Practical Guide for SystemVerilog Assertions
Arvostelusi:

Goodreads-arvostelut

239,81 € 319,75 €