Kaikki kirjat 25 % alennuksella koodilla: BOOKS

  • check Yli 10 miljoonaa kirjaa
  • check Uutuuksia joka päivä
  • check Yli 1 miljoona asiakasta luottaa meihin
  • check Hyvät hinnat ja alennukset
  • check Toimitus koko Eurooppaan

CMOS Area Efficient Approximate Arithmetic Architectures - Hamsathvani Gurunathan,Vijeyakumar Krishnasamy Natarajan,Kalaiselvi Sundaram

englanti
2017-06-16
38,76 € 51,68 €

-25% koodilla BOOKS

Toimittajalla varastossa

Toimitus 12-18 arkipäivässä

30 päivän palautusoikeus

Approximate computation provide alternate solution to reduce energy consumption of high performance present day DSP application devices. Conventional multiplication and addition techniques consume a lot of energy. In this brief design of approximate arithmetic units for signal processing application is explored. First an approximate adder is proposed by changing the logic of basic full adder cell. The propo ... Täydellinen kuvaus

Saatat myös pitää

Kuvaus

Approximate computation provide alternate solution to reduce energy consumption of high performance present day DSP application devices. Conventional multiplication and addition techniques consume a lot of energy. In this brief design of approximate arithmetic units for signal processing application is explored. First an approximate adder is proposed by changing the logic of basic full adder cell. The proposed adder cell has fewer transistor count compared to recent similar approach. Next, an approximate multiplier with low error is designed using lead one detection and selecting n/2 bits for an n bit input. The proposed n/2 bit approximate multiplier performs well in terms of error and power performance compared to recent similar approach. In continuation the approximate units are implemented in a Multiply-Accumulate(MAC) unit. The proposed approximate MAC unit provides significant improvement in power, area, and delay at the cost of little degrade in accuracy. Finally, the proposed MAC unit is implemented in filtering application to verify the functionality.

Lisätietoja

Kirjoittaja Hamsathvani Gurunathan, Vijeyakumar Krishnasamy Natarajan, Kalaiselvi Sundaram
Julkaisija LAP LAMBERT Academic Publishing
Julkaisuvuosi 2017
Kannen tyyppi Pehmeäkantinen
EAN 9783330331792
Kirjoita oma arvostelusi
Arvostelet: CMOS Area Efficient Approximate Arithmetic Architectures
Arvostelusi:

Goodreads-arvostelut

38,76 € 51,68 €