Kaikki kirjat 35 % alennuksella koodilla: BOOKS

  • check Yli 10 miljoonaa kirjaa
  • check Uutuuksia joka päivä
  • check Yli 1 miljoona asiakasta luottaa meihin
  • check Hyvät hinnat ja alennukset
  • check Toimitus koko Eurooppaan

Compilation Techniques for Reconfigurable Architectures - Pedro C. Diniz,João M. P. Cardoso

englanti
2008-10-20
120,11 € 184,78 €

-35% koodilla BOOKS

Toimittajalla varastossa

Toimitus 17-23 arkipäivässä

30 päivän palautusoikeus

The extreme ?exibility of recon?gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon?gurable architectures with a large number of computing resources and interconnection topologies. To - ... Täydellinen kuvaus

Saatat myös pitää

Kuvaus

The extreme ?exibility of recon?gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon?gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon?gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef?cient recon?gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon?gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon?gurable architectures.

Lisätietoja

Kirjoittaja Pedro C. Diniz, João M. P. Cardoso
Julkaisija Springer US
Julkaisuvuosi 2008
Kannen tyyppi Kovakantinen
EAN 9780387096704
Kirjoita oma arvostelusi
Arvostelet: Compilation Techniques for Reconfigurable Architectures
Arvostelusi:

Goodreads-arvostelut

120,11 € 184,78 €