Formal Semantics and Proof Techniques for Optimizing VHDL Models - Philip A. Wilsey,Sheetanshu L. Pandey,Kothanda Umamageswaran
-35% koodilla BOOKS
Toimitus 17-23 arkipäivässä
30 päivän palautusoikeus
Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In ... Täydellinen kuvaus
Saatat myös pitää
TOP
INCOSE Systems Engineering Handbook
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
If Anyone Builds It, Everyone Dies: The Case Against Superintelligent AI
Eliezer Yudkowsky, Nate Soares
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Open Circuits: The Inner Beauty of Electronic Components
Eric Schlaepfer, Windell Oskay
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Get started with MicroPython on Raspberry Pi Pico: The Official Raspberry Pi Pico Guide
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
We Are Not Machines: The Fight for the Future of Work
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Foundations of Flavor: The Noma Guide to Fermentation: Including Step-By-Step Information on Making and Cooking with: Koji, Kombuchas, Shoyus, Misos, Vinegars, Garums, Lacto-Ferments and black Fruits Vegetables
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Nucleo Boards Programming with the STM32CubeIDE: Hands-on in more than 50 projects
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Data-Driven Science and Engineering: Machine Learning, Dynamical Systems, and Control
Steven L. Brunton, J. Nathan Kutz
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Fundamentals of Aerodynamics ISE
Christopher Cadou, John D. Anderson
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Black Holes: The Key to Understanding the Universe
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Practical Electronics for Inventors
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Flowers For Algernon: A Modern Literary Classic
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Human Compatible: Artificial Intelligence and the Problem of Control
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
How To Read Water: Clues & Patterns from Puddles to the Sea
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Make: Electronics: Learning by Discovery: A hands-on primer for the new electronics enthusiast
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
Mastering the Arduino Uno R4: Programming and Projects for the Minima and WiFi
-35% koodilla BOOKS
Toimittajalla varastossa
TOP
The Idea Factory: Bell Labs and the Great Age of American Innovation
-35% koodilla BOOKS
Toimittajalla varastossa
Kuvaus
Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions. Formal Semantics and Proof Techniques for Optimizing VHDL Models is written for hardware designers who are interested in the formal semantics of VHDL.
Lisätietoja
| Kirjoittaja | Philip A. Wilsey, Sheetanshu L. Pandey, Kothanda Umamageswaran |
|---|---|
| Julkaisija | Springer US |
| Julkaisuvuosi | 1998 |
| Kannen tyyppi | Kovakantinen |
| EAN | 9780792383758 |