Kaikki kirjat 25 % alennuksella koodilla: BOOKS

  • check Yli 10 miljoonaa kirjaa
  • check Uutuuksia joka päivä
  • check Yli 1 miljoona asiakasta luottaa meihin
  • check Hyvät hinnat ja alennukset
  • check Toimitus koko Eurooppaan

Full-Chip Nanometer Routing Techniques - Yao-Wen Chang,Tsung-Yi Ho,Sao-Jie Chen

englanti
2010-11-25
127,04 € 169,38 €

-25% koodilla BOOKS

Toimittajalla varastossa

Toimitus 12-18 arkipäivässä

30 päivän palautusoikeus

At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on ... Täydellinen kuvaus

Saatat myös pitää

Kuvaus

At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture. In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.

Lisätietoja

Kirjoittaja Yao-Wen Chang, Tsung-Yi Ho, Sao-Jie Chen
Julkaisija Springer Netherlands
Series Analog Circuits and Signal Processing
Julkaisuvuosi 2010
Kannen tyyppi Pehmeäkantinen
EAN 9789048175628
Kirjoita oma arvostelusi
Arvostelet: Full-Chip Nanometer Routing Techniques
Arvostelusi:

Goodreads-arvostelut

127,04 € 169,38 €