Kaikki kirjat 35 % alennuksella koodilla: BOOKS

  • check Yli 10 miljoonaa kirjaa
  • check Uutuuksia joka päivä
  • check Yli 1 miljoona asiakasta luottaa meihin
  • check Hyvät hinnat ja alennukset
  • check Toimitus koko Eurooppaan

Fundamental optimized AES algorithm design in FPGA - Kailash Karande,Hrushikesh Deshpande

englanti
2016-04-05
56,04 € 86,21 €

-35% koodilla BOOKS

Toimittajalla varastossa

Toimitus 12-18 arkipäivässä

30 päivän palautusoikeus

This book mainly focuses research in recent area of Network Security algorithm and its optimized design in area optimization domain. This book is intended for a broad range of readers who will benefits from an understanding of AES algorithm and its overall process associated with VHDL software implementation on Xilinx FPGA device. This includes students and professionals in the field of data processing and ... Täydellinen kuvaus

Saatat myös pitää

Kuvaus

This book mainly focuses research in recent area of Network Security algorithm and its optimized design in area optimization domain. This book is intended for a broad range of readers who will benefits from an understanding of AES algorithm and its overall process associated with VHDL software implementation on Xilinx FPGA device. This includes students and professionals in the field of data processing and data communication, designers and implementers and data communication and networking customers and managers. This book is designed to be self ¿contained .For reader with little or more background of cryptographic algorithms.

Lisätietoja

Kirjoittaja Kailash Karande, Hrushikesh Deshpande
Julkaisija LAP LAMBERT Academic Publishing
Julkaisuvuosi 2016
Kannen tyyppi Pehmeäkantinen
EAN 9783659863523
Kirjoita oma arvostelusi
Arvostelet: Fundamental optimized AES algorithm design in FPGA
Arvostelusi:

Goodreads-arvostelut

56,04 € 86,21 €