Integrated System-Level Modeling of Network-On-Chip Enabled Multi-Processor Platforms - Heinrich Meyr,Tim Kogel,Rainer Leupers
-35% koodilla BOOKS
Toimitus 22-28 arkipäivässä
30 päivän palautusoikeus
Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms first gives a comprehensive update on recent developments in the area of SoC platforms and ESL design methodologies. The main contribution is the rigorous definition of a framework for modeling at the timing approximate level of abstraction. Subsequently this book presents a set of tools for the creation and exploration of ... Täydellinen kuvaus
Saatat myös pitää
Kuvaus
Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms first gives a comprehensive update on recent developments in the area of SoC platforms and ESL design methodologies. The main contribution is the rigorous definition of a framework for modeling at the timing approximate level of abstraction. Subsequently this book presents a set of tools for the creation and exploration of timing approximate SoC platform models.
Lisätietoja
| Kirjoittaja | Heinrich Meyr, Tim Kogel, Rainer Leupers |
|---|---|
| Julkaisija | Springer |
| Julkaisuvuosi | 2006 |
| Kannen tyyppi | Kovakantinen |
| EAN | 9781402048258 |