Kaikki kirjat 25 % alennuksella koodilla: BOOKS

  • check Yli 10 miljoonaa kirjaa
  • check Uutuuksia joka päivä
  • check Yli 1 miljoona asiakasta luottaa meihin
  • check Hyvät hinnat ja alennukset
  • check Toimitus koko Eurooppaan

Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Zeljko Zilic,Katarzyna Radecka

englanti
2003-11-30
127,04 € 169,38 €

-25% koodilla BOOKS

Toimittajalla varastossa

Toimitus 17-23 arkipäivässä

30 päivän palautusoikeus

1. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing. ICs incorporating hundreds of millions of transistors, mega-bit memories, complicated pipelined structures, etc., are now in high demand. For example, Intel Itanium II processor contains more than 200 million transistors, including a 3 MB third level cache. A billion transistor IC was said to be ¿imminently doable¿ by Intel fellow J. ... Täydellinen kuvaus

Saatat myös pitää

Kuvaus

1. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing. ICs incorporating hundreds of millions of transistors, mega-bit memories, complicated pipelined structures, etc., are now in high demand. For example, Intel Itanium II processor contains more than 200 million transistors, including a 3 MB third level cache. A billion transistor IC was said to be ¿imminently doable¿ by Intel fellow J. Crawford at Microprocessor Forum in October 2002 [40]. Obviously, designing such complex circuits poses real challenges to engineers. Certainly, no relief comes from the competitive marketplace, with increasing demands for a very narrow window of time (time-to-market) in engineering a ready product. Therefore, a systematic and well-structured approach to designing ICs is a must. Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In general, however, a typical product cycle includes few milestones. An idea for a new product starts usually from an - depth market analysis of customer needs. Once a window of opportunity is found, product requirements are carefully specified. Ideally, these parameters would not change during the design process. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.

Lisätietoja

Kirjoittaja Zeljko Zilic, Katarzyna Radecka
Julkaisija Springer US
Series Frontiers in Electronic Testing
Julkaisuvuosi 2003
Kannen tyyppi Kovakantinen
EAN 9781402076527
Kirjoita oma arvostelusi
Arvostelet: Verification by Error Modeling: Using Testing Techniques in Hardware Verification
Arvostelusi:

Goodreads-arvostelut

127,04 € 169,38 €