Kaikki kirjat 25 % alennuksella koodilla: BOOKS

  • check Yli 10 miljoonaa kirjaa
  • check Uutuuksia joka päivä
  • check Yli 1 miljoona asiakasta luottaa meihin
  • check Hyvät hinnat ja alennukset
  • check Toimitus koko Eurooppaan

Verification Techniques for System-Level Design - Mukul Prasad,Indradeep Ghosh,Masahiro Fujita

englanti
2007-11-01
137,76 € 183,68 €

-25% koodilla BOOKS

Toimittajalla varastossa

Toimitus 31-37 arkipäivässä

30 päivän palautusoikeus

This book will explain how to verify SoC (Systems on Chip) logic designs using "formal? and "semiformal? verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional? verification), but many subtle design errors cannot be caught by simulati ... Täydellinen kuvaus

Saatat myös pitää

Kuvaus

This book will explain how to verify SoC (Systems on Chip) logic designs using "formal? and "semiformal? verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional? verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.

Lisätietoja

Kirjoittaja Mukul Prasad, Indradeep Ghosh, Masahiro Fujita
Julkaisija Elsevier Science
Julkaisuvuosi 2007
Kannen tyyppi Kovakantinen
EAN 9780123706164
Kirjoita oma arvostelusi
Arvostelet: Verification Techniques for System-Level Design
Arvostelusi:

Goodreads-arvostelut

137,76 € 183,68 €